



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/717,570	11/21/2000	Carol L. Thompson	10001151	2113
22879	7590	10/22/2003	EXAMINER	
HEWLETT PACKARD COMPANY P O BOX 272400, 3404 E. HARMONY ROAD INTELLECTUAL PROPERTY ADMINISTRATION FORT COLLINS, CO 80527-2400			VU, TUAN A	
		ART UNIT		PAPER NUMBER
		2124		4
DATE MAILED: 10/22/2003				

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary	Application No. <u>09/717,570</u>	Applicant(s) THOMPSON, CAROL L.
	Examiner Tuan A Vu	Art Unit 2124

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

1) Responsive to communication(s) filed on 27 August 2003.

2a) This action is FINAL. 2b) This action is non-final.

3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

4) Claim(s) 1-10 is/are pending in the application.

4a) Of the above claim(s) _____ is/are withdrawn from consideration.

5) Claim(s) _____ is/are allowed.

6) Claim(s) 1-10 is/are rejected.

7) Claim(s) _____ is/are objected to.

8) Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

9) The specification is objected to by the Examiner.

10) The drawing(s) filed on 21 November 2000 is/are: a) accepted or b) objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).

11) The proposed drawing correction filed on _____ is: a) approved b) disapproved by the Examiner.
If approved, corrected drawings are required in reply to this Office action.

12) The oath or declaration is objected to by the Examiner.

Priority under 35 U.S.C. §§ 119 and 120

13) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).

a) All b) Some * c) None of:

1. Certified copies of the priority documents have been received.

2. Certified copies of the priority documents have been received in Application No. _____.

3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

14) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).

a) The translation of the foreign language provisional application has been received.

15) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.

Attachment(s)

1) <input type="checkbox"/> Notice of References Cited (PTO-892)	4) <input type="checkbox"/> Interview Summary (PTO-413) Paper No(s). _____.
2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)	5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)
3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449) Paper No(s) _____.	6) <input type="checkbox"/> Other: _____.

DETAILED ACTION

1. This action is responsive to the Applicant's response filed 8/27/2003.

As indicated in Applicant's response, claims 1, 4, 6, and 9 have been amended. Claims 1-10 are pending in the office action.

Claim Rejections - 35 USC § 112

2. The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

3. Claims 2, 3 and 5 rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

Claim 2 recites the limitation "the first logic" in line 3, 4. There is insufficient antecedent basis for this limitation in the claim. Examiner would treat this as if it were the logic configured to receive a first set of instructions as recited in claim 1.

Claim 3 recites the limitation "said first, second and third logic" in line 1. There is insufficient antecedent basis for this limitation in the claim. Examiner would treat this as if it were respectively the 3 logics configured to receive, to evaluate, and to insert as recited in claim 1 from above.

Claim 5 also recites "the first means" (line 3) and "the first logic" (line 4), for which the corresponding antecedent basis is insufficient. Examiner would treat this as if it were both the means for receiving and generating as recited in claim 4 from above.

Claim Rejections - 35 USC § 103

4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

5. Claims 1-10 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hooker, USPN: 5,787,286 (hereinafter Hooker), in view of Blasciak, USPN: 5,265,254 (hereinafter Blasciak).

As per claim 1, Hooker discloses an apparatus to perform software performance checks, the apparatus comprising:

logic configured to receive a first set of instructions and generate an initial instruction schedule from such set, such first set including one or more instructions associated with a performance check function, such function associated with a particular portion of the first set of instructions (e.g. col. 3, lines 21-25, lines 29-34 – Note: checking the pipeline for a empty placeholder or *bubble* to insert *tabulation* instructions is equivalent to scheduling logic operating on first set and including therein tabulation/performance checking instructions), and configured to evaluate at least a value, a range of values, and a relationship between values after execution portion of the first set of instructions (e.g. col. 3, line 54 to col. 6, line 25 – Note: floating point instructions tabulated iteratively or integer instructions executed in a loop is equivalent to evaluating a value, a range, or relationship between values when executing inserted code associated with particular portions of in the initial code);

logic configured to evaluate the initial instruction schedule to determine whether the initial instruction schedule includes spare instruction slots into which said one or more

instructions associated with the performance check function can be inserted (e.g. col. 2, lines 33-48; col. 3, lines 29-34); and

logic configured to insert said one or more instructions associated with the performance check function into the spare instruction slots if enough spare instruction slots exist in the initial instruction schedule for accommodating said one or more instructions (e.g. col. 4, lines 12-37)

But Hooker does not specify that the performance checks or functions (*tabulation* instructions) thereof are correctness checking function. However, Hooker expresses the desirability for minimizing code insertion overhead or resources so as to not affect the performance of the code under analysis (e.g. col. 1, lines 34-56). Blasciak, in a system to insert instrumentation code to gather execution data and debug information using *dead areas* (e.g. *dead space*, Fig. 7; col. 9, lines 24-26) of code analogous to Hooker's use of *bubbles* to reduce overhead, discloses low-intrusion insertion of points at which to link instructions to measure execution statistics as well as instructions to verify correctness of time-based margins, variable references, context switches (e.g. *minimize intrusion* - col. 6, lines 30-37; *determining proper functionality* – col. 7, lines 10-18; col. 8, lines 30-36 – Note: margins checking also implicitly discloses calculation of values to delimit range and values relationship with each other) and branch conditions (e.g. col. 8, lines 36-38). In view of the common intent by both Hooker and Blasciak, it would have been obvious for one of ordinary skill in the art at the time the invention was made to implement the code insertion technique as taught by Hooker such to add therein instrumentation code for correctness checking as suggested by Blasciak because a systematic and timely elimination of faulty references or memory inconsistencies, i.e. correctness checking, would further enhance the dynamic optimization of the code execution, improve performance

and/or minimize additional resources usage or overhead for fault recovery which would otherwise be foiling performance evaluation as originally intended by Hooker.

As per claim 2, Hooker discloses a first logic generating initial code generation prior to initial instruction schedule, the correctness checking instructions being separated from other instructions of such initial set of instructions (e.g. col. 1, line 63 to col. 2, line 11; col. 3, lines 16-25 – Note: executing the initial set of instructions with one distinct executing unit is equivalent to generating and scheduling the instructions into a pipeline of a RISC processor).

But Hooker does not disclose that the correctness checking function correspond to a conditional expression. But Blasciak's teachings from claim 1, e.g. the conditions checking for boundaries and branching (i.e. a conditional expression) for debug disclosing thereby the above limitation, would have render the above limitation obvious for the same corresponding rationale set forth in claim 1.

As per claim 3, Hooker (with Blasciak's teachings) discloses that said first, second and third logic (as recited in claim 1) correspond to executing a compiler program, such program including first code segment and generating the initial instruction schedule (col. 3, lines 21-34; step 11- Fig. 1); a second segment for evaluating in said schedule to determine spare instructions slots existence; and a third segment for inserting correctness checking function instructions into the spare slots if enough such slots exist to accommodate such instructions (e.g. col. 2, lines 33-48; col. 3, lines 29-34; col. 4, lines 12-37; Fig. 1).

As per claim 4, this claim is the means version of claim 1 and includes the same limitations performed by the logics of claim 1 above; hence incorporates the corresponding rejections as set forth therein.

As per claim 5, this means claim corresponds to claim 2 above, hence is rejected herein using the same grounds as set forth therein.

As per claim 6, this claim is the method claim version of claim 1 and includes the same limitations performed by the logics of claim 1 above; hence incorporates the corresponding rejections as set forth therein.

As per claim 7, this method claim corresponds to claim 2 above, hence is rejected herein using the same grounds as set forth therein.

As per claim 8, this method claim corresponds to claim 3 above, hence is rejected herein using the corresponding rejections as set forth therein.

As per claim 9, this claim is the computer program claim version of claim 1, having computer-readable medium (also disclosed by Hooker: col. 6, lines 26-36) including code segments to perform the same limitations as in claim 1 above; hence incorporates the corresponding rejections as set forth therein.

As per claim 10, this computer product claim corresponds to claim 2 above, hence is rejected herein using the same grounds as set forth therein.

Response to Arguments

6. Applicant's arguments filed 8/27/2003 have been fully considered but they are not persuasive. The following are the reasons therefor.

(A) According to Applicant, the combination of Hooker and Blasciak has been used to obviate Applicant's claim 1, absent any reasoned analysis or explanation therefor, and that there would be no motivation to combine Hooker's tabulation method with code markers method by Blasciak (Applicant's Remarks, pg. 10, bottom, pg. 11, top). In response, Examiner notes that

both techniques by Hooker and Blasciak are aimed at taking as little overhead time as possible for inserting instrumentation or execution checking code, and both methods do approach with some level of pre-setup using the compiler. Hooker records the bubble locations (Fig. 1) whereas Blasciak inserts low intrusion markers (Fig. 2), both for accomplishing useful and optimized performance checks. The rejection has pointed out the desirability to allow maximum code instrumenting and performance checking with minimized intrusion time, and this is the common desirability in both methods in both references. Thus, Blasciak's teaching, e.g. checking context switching, memories boundaries check, or reference observation, is introduced so to provide the correctness checking to complement Hooker's approach in monitoring arithmetic operations via tabulation instrumentation. Boundaries checking as suggested would implicitly disclose calculation of values to delimit range and values relationship with each other. Since arithmetic and floating points instructions are monitored in Hooker's method, the desirability to combine with Blasciak's memories boundaries checking would be very appropriate because of the inherent risk of memory fault in any extensive floating point iteration. Hence, as mentioned, the motivation to combine Hooker's iterative calculation and bubble delimiting (in regard to memory allocation and boundaries) with the checking thus taught by Blasciak is justified.

(B) As per rejection of claims 1-3, applicant has asserted that Blasciak apparently discloses "extracting information for printing ... corresponding to events" and does not teach logic "configured to evaluate at least one of a value, a range ... portion of the first set of instructions" (Applicant's Remarks, pg. 12, 2nd and 3rd para.). Examiner again likes to point out that the rejection as set forth has addressed the evaluating of value, a range of values and the relationship

between values using Hooker's tabulation instructions to get values from iteration of floating point and integers calculation, which encompasses relationship between values. Blasciak's teaching has been used only to address the correctness checking involving memory boundaries and the motivation to use Blasciak has been addressed in section (A) above.

(C) As per rejection of claims 4-5, again applicant argues that Blasciak is only providing code markers for extracting information upon events encountering; and fails to disclose "instructions associated with correctness checking configured to ... first set of instructions" (Applicant's Remarks, pg. 13, bottom, pg. 14, top). Again, examiner likes to point out that Hooker's tabulation has been used in the rejection to address the instructions to evaluate the value or range of values as claimed; and Blasciak is to provide the debug technique using low intrusion code marker to provide memory reference and boundaries checking with the usefulness deemed appropriate to support the tabulation and monitoring as brought up in section (A) above. So the motivation therefor has been justified.

(D) As per rejection of claims 6, 8, 9, and 10, Applicant's rationale (Applicant's Remarks, pg. 14, bottom; pg. 15-17) revolves around the same arguments as addressed in section (B) and (C) above; hence the response as set forth therein applies.

Conclusion

7. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO

MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Tuan A Vu whose telephone number is (703) 305-7207. The examiner can normally be reached on 8AM-4:30PM/Mon-Fri.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Kakali Chaki can be reached on (703)305-9662.

Any response to this action should be mailed to:

Commissioner of Patents and Trademarks
Washington, D.C. 20231

or faxed to:

(703) 872-9306 (for formal communications intended for entry)
or: (703) 746-8734 (for informal or draft communications, please label
“PROPOSED” or “DRAFT”)

Hand-delivered responses should be brought to Crystal Park II, 2121 Crystal Drive, Arlington. VA. , 22202. 4th Floor(Receptionist).

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 305-3900.

Application/Control Number: 09/717,570
Art Unit: 2124

Page 10

Kakali Chakrabarti

VAT
October 14, 2003

KAKALI CHAKRABARTI
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2100